LOW DROP-OUT REGULATOR CIRCUIT, CORRESPONDING DEVICE AND METHOD

    公开(公告)号:US20230333583A1

    公开(公告)日:2023-10-19

    申请号:US18295774

    申请日:2023-04-04

    CPC classification number: G05F1/59 G05F1/575

    Abstract: A LDO regulator circuit comprises an input comparator and driver circuitry including transistors having a current flow path therethrough coupled to an output node of the regulator. First and second driver each comprises: driver transistors having the current flow paths therethrough coupled to the output node, capacitive boost circuitry that applies to the drive transistors a voltage-pumped replica of the comparison signal. Voltage refresh transistor circuitry coupled to the capacitive boost circuitry transfer thereon the voltage-pumped replica. The first and second drivers can be controllably switched between a first mode of operation, during which the current flow path through the driver transistors is conductive or non-conductive based on the voltage-pumped replica of the comparison signal, and a second mode, during which the voltage refresh transistor circuitry is activated to transfer the voltage-pumped replica of the comparison signal, and the current flow path through the driver transistors is non-conductive.

Patent Agency Ranking