Circuit and a method for extending the output voltage range of an integrator circuit
    1.
    发明申请
    Circuit and a method for extending the output voltage range of an integrator circuit 有权
    电路和扩展积分电路的输出电压范围的方法

    公开(公告)号:US20010017564A1

    公开(公告)日:2001-08-30

    申请号:US09751927

    申请日:2000-12-29

    CPC classification number: G01L23/225 G06J1/00

    Abstract: A circuit extends the output voltage range of an integrator circuit wherein the input signal is used to produce an output signal, and the voltage of the output signal develops monotonically within a predetermined range of possible values. The integrator circuit is driven within an integration time period such that each time the signal at its output reaches a limit of the range of values, the integrator circuit starts a subsequent integration stage of the input signal in which the output signal develops again within the above-mentioned range. This takes place by resetting the integrator circuit or by a reversal of the characteristic slope of the output signal. This is combined with storing the number of occasions on which these interventions have occurred as determined by a counter. This enables the actual voltage value of the signal resulting from the integration to be calculated by a relatively straightforward mathematical operation from the reading of the counter, and from the signal currently present at the output of the integrator at the end of the integration period.

    Abstract translation: 电路扩展积分器电路的输出电压范围,其中输入信号用于产生输出信号,并且输出信号的电压在可能值的预定范围内单调发展。 积分电路在积分时间段内被驱动,使得每当其输出端的信号达到值范围的极限时,积分器电路开始输入信号的后续积分级,其中输出信号在上述范围内再次产生 提到的范围。 这通过复位积分器电路或反转输出信号的特性斜率来进行。 这与存储由柜台确定的这些干预发生的场合的数量相结合。 这使得通过来自计数器的读数的相对简单的数学运算以及在积分周期结束时当前存在于积分器的输出端的信号来计算由积分产生的信号的实际电压值。

    Decoding method and manchester decoder
    2.
    发明申请
    Decoding method and manchester decoder 有权
    解码方法和曼彻斯特解码器

    公开(公告)号:US20030227987A1

    公开(公告)日:2003-12-11

    申请号:US10395040

    申请日:2003-03-21

    CPC classification number: H03M5/12 H04L25/4904

    Abstract: A method and a corresponding decoder for decoding a Manchester encoded binary data signal includes receiving the Manchester encoded binary data signal having a first sequence of central bit transitions and a second sequence of initial bit transitions. A local clock signal is generated, and the central bit transitions of the Manchester encoded binary data signal are determined. Determination of the central bit transitions includes measuring the time interval elapsing between a pair adjacent central bit transitions, expressed as a number N of cycles of the local clock signal, and selecting each successive central bit transition based upon the time interval N measured between the pair of central bit transitions which immediately precede the successive central bit transition.

    Abstract translation: 用于解码曼彻斯特编码的二进制数据信号的方法和相应的解码器包括接收具有第一中心位转换序列的曼彻斯特编码的二进制数据信号和第二个初始位转换序列。 产生本地时钟信号,并确定曼彻斯特编码的二进制数据信号的中心位转换。 确定中心位转换包括测量在相邻的中央位转换之间经过的时间间隔,表示为本地时钟信号的周期数N,并且基于在该对之间测量的时间间隔N来选择每个连续的中央位转换 的中心位转换,紧接在连续的中央位转换之前。

Patent Agency Ranking