-
公开(公告)号:US20210134923A1
公开(公告)日:2021-05-06
申请号:US16915426
申请日:2020-06-29
发明人: Jee Hoon KIM , Shin Hyuk YANG , Jong Moo HUH , Dong Han KANG , Min Chul SHIN , Jun Ki LEE , Jae Seol CHO
摘要: A display device includes a substrate which includes a display area and a non-display area, a transistor disposed in the display area, a pad disposed in the non-display area, and an insulating layer which is disposed on the transistor and defines an opening which overlaps the pad in a plan view. The pad includes a main layer, a first auxiliary layer on the main layer, and a second auxiliary layer on the first auxiliary layer, and the second auxiliary layer defines the opening.
-
2.
公开(公告)号:US20240120342A1
公开(公告)日:2024-04-11
申请号:US18208263
申请日:2023-06-10
发明人: Sung Gwon MOON , Dong Han KANG , Jee Hoon KIM , Seung Sok SON , Shin Hyuk YANG , Woo Geun LEE
IPC分类号: H01L27/12
CPC分类号: H01L27/1225 , H01L27/1244 , H01L27/1255 , H01L27/127
摘要: A transistor array substrate includes a substrate, an active layer disposed on the substrate and including a channel region, a source region and a drain region, a gate insulating layer disposed on a part of the active layer, a gate electrode overlapping the channel region of the active layer and included in an electrode conductive layer which is disposed on the gate insulating layer, a source electrode included in the electrode conductive layer and in contact with a part of the source region of the active layer, and a drain electrode included in the electrode conductive layer and in contact with a part of the drain region of the active layer. The active layer includes an oxide semiconductor including crystals and is disposed as an island shape excluding a hole in a plan view.
-
公开(公告)号:US20230354664A1
公开(公告)日:2023-11-02
申请号:US18118308
申请日:2023-03-07
发明人: Shin Hyuk YANG , Jee Hoon KIM , Dong Han KANG
IPC分类号: H10K59/131 , G09G3/3233
CPC分类号: H10K59/1315 , G09G3/3233 , G09G2300/0842 , G09G2300/0819
摘要: A display device includes a substrate, an emission layer disposed on the substrate, and a plurality of signal lines disposed on the substrate, electrically connected to the emission layer, and including a first signal line. The first signal line includes a first layer including a refractory metal, a second layer disposed on the first layer and including a low-resistance metal, a third layer disposed on the second layer and including a first metal oxide, and a fourth layer disposed on the third layer and including a second metal oxide, and the first metal oxide of the third layer includes the low-resistance metal of the second layer.
-
公开(公告)号:US20240122006A1
公开(公告)日:2024-04-11
申请号:US18238550
申请日:2023-08-28
发明人: Shin Hyuk YANG , Dong Han KANG , Jee Hoon KIM , Sung Gwon MOON , Seung Sok SON , Woo Geun LEE
IPC分类号: H10K59/131 , H10K59/12 , H10K59/122
CPC分类号: H10K59/131 , H10K59/1201 , H10K59/122
摘要: A display device includes a data conductive layer including a first power line, a passivation layer with a first opening exposing the first power line, a via layer with a second opening partially overlapping the first opening, a pixel electrode on the via layer, a connection electrode in the first and second openings, a pixel-defining film with an opening overlapping the second opening, a light-emitting layer on the pixel-defining film, the pixel electrode and the connection electrode, and a common electrode connected to the first power line. The data conductive layer includes a data base layer, a data main metal layer, and a data capping layer, the first power line includes a wire connection structure, in which the data main metal layer is recessed from sides of the data capping layer, and the common electrode is connected to the data main metal layer in the wire connection structure.
-
-
-