公开(公告)号：US10599210B2

公开(公告)日：2020-03-24

申请号：US15867024

申请日：2018-01-10

Applicant: Samsung Electronics Co., Ltd.

Inventor： Jong-lae Park ,  Ju-hwan Kim ,  Bum-gyu Park ,  Dae-yeong Lee ,  Dong-hyeon Ham

IPC: G06F1/00 ,  G06F1/3287 ,  G06F1/3234 ,  G06F11/30 ,  G06F12/0811 ,  G06F1/324 ,  G06F1/3296 ,  G06F1/3225 ,  G06F12/0806

Abstract: An application processor including at least one core, at least one first cache respectively connected to the at least one core, the at least one first cache associated with an operation of the at least one core, a second cache associated with an operation of the at least one core, the second cache having a storage capacity greater than the first cache, a cache utilization management circuit configured to generate, a power control signal for power management of the application processor based on a cache hit rate of the second cache; and a power management circuit configured to determine, a power state level of the application processor based on the power control signal and an expected idle time, the power management circuit configured to control the at least one core, the at least one first cache, and the second cache based on the power state level may be provided.