MEMORY SYSTEM INCLUDING DATA-WIDTH AWARE ENCODER AND DATA-WIDTH AWARE DECODER AND OPERATING METHOD THEREOF

    公开(公告)号:US20230259422A1

    公开(公告)日:2023-08-17

    申请号:US18102187

    申请日:2023-01-27

    CPC classification number: G06F11/1044

    Abstract: A memory system includes a memory module and a memory controller. The memory module stores a code word group including first and second data words and a flag. The memory controller includes an error correction code (ECC) engine including a data-width aware (DWA) encoder that generates the code word group by using the first and second data words, and performs an error detection and error correction operation in one of first to third modes based on a size of each of the first and second data words, and a DWA decoder that receives the code word group, performs an error detection and error correction operation in one of the first to third modes according to a type of the code word group determined based on the flag, and extracts the first data word and the second data word from the code word group.

Patent Agency Ranking