公开(公告)号：US20210407948A1

公开(公告)日：2021-12-30

申请号：US17175119

申请日：2021-02-12

Applicant: Samsung Electronics Co., Ltd.

Inventor： Young Jun KIM ,  Woon-Ki LEE ,  Jong Sun JUNG

IPC: H01L23/00 ,  H01L23/58

Abstract: An integrated circuit chip includes a substrate on which a standard cell is disposed. The integrated circuit chip includes a plurality of power bumps including a plurality of first power bumps and a plurality of second power bumps, the plurality of power bumps. disposed to have a staggered arrangement in a central region of one surface of the integrated circuit chip, and connected to provide power to the standard cell; a first metal wiring disposed below the plurality of first power bumps and electrically connected to the plurality of first power bumps, at least a part of the first metal wiring overlapping the plurality of first power bumps from a plan view; and a second metal wiring horizontally separated from the first metal wiring, disposed below the plurality of second power bumps, and electrically connected to the plurality of second power bumps, at least a part of the second metal wiring overlapping the plurality of second power bumps from the plan view. The plurality of first power bumps are disposed along a first line extending in a first direction parallel to a first diagonal direction of the integrated circuit chip, and along a second line extending in a second direction parallel to a second diagonal direction of the integrated circuit chip different from the first diagonal direction, the first diagonal direction and second diagonal direction being diagonal with respect to edges of the integrated circuit chip, and the plurality of second power bumps are disposed along a third line spaced apart from the first line and extending in the first direction, and along a fourth line spaced apart from the second line and extending in the second direction.