中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

21 records (took 0.015 seconds)

    Power connector
    1.
    发明申请
    Power connector 有权

    公开(公告)号：US20060194481A1

    公开(公告)日：2006-08-31

    申请号：US11412811

    申请日：2006-04-26

    Applicant: Stephen Clark ,  Joseph Shuey ,  Jose Ortega ,  John Brown

    Inventor： Stephen Clark ,  Joseph Shuey ,  Jose Ortega ,  John Brown

    IPC: H01R13/05

    CPC classification number: H01R13/11 ,  H01R12/7088 ,  H01R12/718 ,  H01R12/724 ,  H01R12/727 ,  H01R13/112

    Abstract: A pair of mating connectors includes a receptacle having an insulative housing and at least one conductive receptacle contact with a pair of spaced walls forming a plug contact receiving space. The plug connector has an insulative housing and at least one conductive contact having a pair of spaced walls which converge to form a projection engageable in the plug receiving space of the receptacle contact. In each case, the spaced walls are joined by a bridging structure that unites the walls. The plug and receptacle contacts are retained in the respective housings by engagement of opposed lateral edge portions of the contacts with the housings in a manner to enhance heat dissipation by convection by maintaining substantial portions of the contacts spaced from the housing walls and from each other. The bridging structure may include a retention element for engaging respective connector housings to retain the contact in the housings. The open structure of both the receptacle and plug contacts enhances heat dissipation and allows flexibility in achieving desired contact normal forces. The contact construction is especially useful for electronic power connectors.

    Power connector
    2.
    发明申请
    Power connector 有权

    公开(公告)号：US20050118846A1

    公开(公告)日：2005-06-02

    申请号：US11032373

    申请日：2005-01-10

    Applicant: Stephen Clark ,  Joseph Shuey ,  Jose Ortega ,  John Brown

    Inventor： Stephen Clark ,  Joseph Shuey ,  Jose Ortega ,  John Brown

    IPC: H01R12/50 ,  H01R12/70 ,  H01R12/71 ,  H01R12/72 ,  H01R13/10 ,  H05K1/00 ,  H01R4/66

    CPC classification number: H01R13/11 ,  H01R12/7088 ,  H01R12/718 ,  H01R12/724 ,  H01R12/727 ,  H01R13/112

    Abstract: A pair of mating connectors includes a receptacle having an insulative housing and at least one conductive receptacle contact with a pair of spaced walls forming a plug contact receiving space. The plug connector has an insulative housing and at least one conductive contact having a pair of spaced walls which converge to form a projection engageable in the plug receiving space of the receptacle contact. In each case, the spaced walls are joined by a bridging structure that unites the walls. The plug and receptacle contacts are retained in the respective housings by engagement of opposed lateral edge portions of the contacts with the housings in a manner to enhance heat dissipation by convection by maintaining substantial portions of the contacts spaced from the housing walls and from each other. The bridging structure may include a retention element for engaging respective connector housings to retain the contact in the housings. The open structure of both the receptacle and plug contacts enhances heat dissipation and allows flexibility in achieving desired contact normal forces. The contact construction is especially useful for electronic power connectors.

    High CMOS open-drain output buffer
    3.
    发明授权
    High CMOS open-drain output buffer 失效
    高CMOS开漏输出缓冲器

    公开(公告)号：US5028819A

    公开(公告)日：1991-07-02

    申请号：US535403

    申请日：1990-06-08

    Applicant: Tom S. Wei ,  Elisabeth Ekman ,  Andre Walker ,  Stephen Clark

    Inventor： Tom S. Wei ,  Elisabeth Ekman ,  Andre Walker ,  Stephen Clark

    IPC: H03K19/0185

    CPC classification number: H03K19/018571

    Abstract: A CMOS N-channel, open-drain, pull-down buffer circuit is capable of pulling down voltages on an external pad in excess of the breakdown voltage of the individual N-channel field effect transistors in the buffer circuit. The circuit may be fabricated as part of a CMOS interated circuit in an industrial standard 1.5 microns CMOS process. The higher voltage acceptance is effected by using two open-drain N-transistors in series such that the external voltage is divided among the two transistors. A parallel high voltage circuit to the external pad can be independently optimized to provide a lower impedance path and a higher endurance for electrostatic discharge. While the two-transistor voltage divider exposes one of the transistor' gate to ESD via another external terminal, enhanced ESD protection is effected by having a resistor in series between the gate and the external terminal.

    Abstract translation: CMOS N沟道，漏极开路下拉缓冲电路能够将外部焊盘上的电压拉低超过缓冲电路中各N沟道场效应晶体管的击穿电压。 该电路可以制造为工业标准1.5微米CMOS工艺中的CMOS电路的一部分。 通过使用两个串联的漏极开路N晶体管来实现较高的电压接受，使得外部电压在两个晶体管之间分配。 可以独立优化到外部焊盘的并联高压电路，以提供较低的阻抗路径和更高的静电放电耐久性。 当双晶体管分压器通过另一个外部端子将晶体管栅极之一暴露于ESD时，通过在栅极和外部端子之间串联一个电阻来实现增强的ESD保护。

    Measuring bit-error-rates of forward error correction code encoded signals
    4.
    发明授权
    Measuring bit-error-rates of forward error correction code encoded signals 有权
    测量前向纠错码编码信号的误码率

    公开(公告)号：US08913650B2

    公开(公告)日：2014-12-16

    申请号：US12565964

    申请日：2009-09-24

    Applicant: James M. Cervenka ,  John Fasolino ,  Steven Franks ,  Stephen Clark ,  Tiejun J. Xia

    Inventor： James M. Cervenka ,  John Fasolino ,  Steven Franks ,  Stephen Clark ,  Tiejun J. Xia

    IPC: H01S3/00 ,  H03K7/00 ,  H04L1/20

    CPC classification number: H04L1/203

    Abstract: A device may include one or more components and a processor. The one or more components may obtain bit-error-rates of a signal and signal-to-noise ratios of the signal. The processor may select a target signal-to-noise ratio for the signal, determine a target noise level based on the target signal-to-noise ratio, set a noise level of the signal to the target noise level, determine a signal-to-noise ratio of the signal via the one or more components, adjust the noise level of the signal based on the determined signal-to-noise ratio, to stabilize the signal-to-noise ratio, determine a bit-error-rate of the signal via the one or more components, and record the bit-error-rate.

    Abstract translation: 设备可以包括一个或多个组件和处理器。 一个或多个组件可以获得信号的信号和信噪比的误比特率。 处理器可以为信号选择目标信噪比，基于目标信噪比确定目标噪声电平，将信号的噪声电平设置为目标噪声电平，确定信号到 通过一个或多个分量的信号的噪声比，基于确定的信噪比调整信号的噪声电平，以稳定信噪比，确定信噪比的误比特率 通过一个或多个组件发送信号，并记录误码率。

    Electrical power connector
    7.
    发明申请
    Electrical power connector 有权
    电源连接器

    公开(公告)号：US20060166536A1

    公开(公告)日：2006-07-27

    申请号：US10973774

    申请日：2004-10-26

    Applicant: William Northey ,  John Brown ,  Stephen Clark ,  Joseph Ortega ,  Joseph Shuey

    Inventor： William Northey ,  John Brown ,  Stephen Clark ,  Joseph Ortega ,  Joseph Shuey

    IPC: H01R29/00

    CPC classification number: H01R12/727 ,  H01R12/7088 ,  H01R12/777 ,  H01R12/778 ,  H01R35/04

    Abstract: A pair of mating connectors includes a receptacle having an insulative housing and at least one conductive receptacle contact with a pair of spaced walls forming a plug contact receiving space. The plug connector has an insulative housing and at least one conductive contact having a projection engageable in the plug receiving space of the receptacle contact. The open structure of both the receptacle and plug contacts enhances heat dissipation and allows flexibility in achieving desired contact normal forces. The contact construction is especially useful for electronic power connectors.

    Abstract translation: 一对配合连接器包括具有绝缘外壳的插座和至少一个与一对间隔开的壁形成插头接触空间的导电插座触点。 插头连接器具有绝缘壳体和至少一个具有可插入插座接触件的插头接收空间中的突起的导电触头。 插座和插头触点的开放结构增强了散热性，并且允许实现期望的接触法向力的灵活性。 接触结构对于电子电源连接器特别有用。

    Training simulation system and method for detection of hazardous materials
    9.
    发明授权
    Training simulation system and method for detection of hazardous materials 有权

    公开(公告)号：US11631339B2

    公开(公告)日：2023-04-18

    申请号：US17112695

    申请日：2020-12-04

    Applicant: Stephen Clark

    Inventor： Stephen Clark

    IPC: G09B9/00 ,  G01N1/22 ,  G09B19/24 ,  G05D1/00

    Abstract: A training simulation system and method for detection of hazardous materials simulates real-world hazardous environments to provide a trainee with hazardous material training. The system provides a hazardous material detection simulator that displays simulated readings to indicate presence thereof. The detection simulator automatically generates the simulated readings, based on its relative position to the hazard point, and based on preprogrammed hazard points in the area. A host trainer, through a trainer communication device, remotely generates and adjusts the simulated readings while tracking vehicle's position. A vehicle integrally contains the hazardous material detection simulator. A trainee controls the vehicle while also observing and reacting to the simulated readings. Once the hazard point is determined, based on simulated readings, the trainee can form a decision on the readings and react accordingly. The simulated readings can be adjusted based on the reaction of the trainee and position of vehicle relative to hazard point.

Patent Agency Ranking