NON-VOLATILE MEMORY CELL
    1.
    发明申请
    NON-VOLATILE MEMORY CELL 有权
    非挥发性记忆细胞

    公开(公告)号:US20120236646A1

    公开(公告)日:2012-09-20

    申请号:US13483033

    申请日:2012-05-29

    摘要: The non-volatile memory cell includes a coupling device and a first select transistor. The coupling device is formed in a first conductivity region. The first select transistor is serially connected to a first floating gate transistor and a second select transistor, all formed in a second conductivity region. An electrode of the coupling device and a gate of the first floating gate transistor are a monolithically formed floating gate; wherein the first conductivity region and the second conductivity region are formed in a third conductivity region; wherein the first conductivity region, the second conductivity region, and the third conductivity region are wells.

    摘要翻译: 非易失性存储单元包括耦合器件和第一选择晶体管。 耦合装置形成在第一导电区域中。 第一选择晶体管串联连接到第一浮栅晶体管和第二选择晶体管,全部形成在第二导电区域中。 耦合器件的电极和第一浮栅晶体管的栅极是单片形成的浮栅; 其中所述第一导电区域和所述第二导电区域形成在第三导电区域中; 其中所述第一导电区域,所述第二导电区域和所述第三导电区域是孔。

    Logic-based multiple time programming memory cell compatible with generic CMOS processes
    2.
    发明授权
    Logic-based multiple time programming memory cell compatible with generic CMOS processes 有权
    与通用CMOS工艺兼容的基于逻辑的多时间编程存储单元

    公开(公告)号:US08958245B2

    公开(公告)日:2015-02-17

    申请号:US13483033

    申请日:2012-05-29

    摘要: The non-volatile memory cell includes a coupling device and a first select transistor. The coupling device is formed in a first conductivity region. The first select transistor is serially connected to a first floating gate transistor and a second select transistor, all formed in a second conductivity region. An electrode of the coupling device and a gate of the first floating gate transistor are a monolithically formed floating gate; wherein the first conductivity region and the second conductivity region are formed in a third conductivity region; wherein the first conductivity region, the second conductivity region, and the third conductivity region are wells.

    摘要翻译: 非易失性存储单元包括耦合器件和第一选择晶体管。 耦合装置形成在第一导电区域中。 第一选择晶体管串联连接到第一浮栅晶体管和第二选择晶体管,全部形成在第二导电区域中。 耦合器件的电极和第一浮栅晶体管的栅极是单片形成的浮栅; 其中所述第一导电区域和所述第二导电区域形成在第三导电区域中; 其中所述第一导电区域,所述第二导电区域和所述第三导电区域是孔。