Apparatus and Methods for Qualifying HEMT FET Devices
    2.
    发明申请
    Apparatus and Methods for Qualifying HEMT FET Devices 有权
    用于限定HEMT FET器件的装置和方法

    公开(公告)号:US20150160285A1

    公开(公告)日:2015-06-11

    申请号:US14547849

    申请日:2014-11-19

    CPC classification number: G01R31/2621 H01L29/2003 H01L29/7787

    Abstract: A method includes coupling a gate pulse generator to a gate terminal of a power transistor device under test, coupling a drain pulse generator to a drain terminal of the power transistor device under test; for a first set of test conditions, activating the drain pulse generator for each of the test conditions to apply a voltage pulse to the drain terminal, and for each of the test conditions, applying a voltage pulse to the gate terminal, the gate pulse rising only after the drain pulse falls below a predetermined threshold; for a second set of test conditions, applying a voltage pulse to the drain terminal, and applying a voltage pulse to the gate terminal, the drain pulse generator and the gate pulse generator both being active so that there is some overlap; and measuring the drain current into the power transistor device under test. An apparatus is disclosed.

    Abstract translation: 一种方法包括将栅极脉冲发生器耦合到被测功率晶体管器件的栅极端子,将漏极脉冲发生器耦合到被测功率晶体管器件的漏极端子; 对于第一组测试条件,激活用于每个测试条件的漏极脉冲发生器以向漏极端施加电压脉冲,并且对于每个测试条件,向栅极端施加电压脉冲,门脉冲上升 仅在漏极脉冲下降到预定阈值以下之前; 对于第二组测试条件,向漏极端子施加电压脉冲,并向栅极端施加电压脉冲,漏极脉冲发生器和栅极脉冲发生器都处于活动状态,使得存在一些重叠; 并测量进入被测功率晶体管器件的漏极电流。 公开了一种装置。

    Apparatus and methods for qualifying HEMT FET devices
    3.
    发明授权
    Apparatus and methods for qualifying HEMT FET devices 有权
    用于限定HEMT FET器件的装置和方法

    公开(公告)号:US09476933B2

    公开(公告)日:2016-10-25

    申请号:US14547849

    申请日:2014-11-19

    CPC classification number: G01R31/2621 H01L29/2003 H01L29/7787

    Abstract: A method includes coupling a gate pulse generator to a gate terminal of a power transistor device under test, coupling a drain pulse generator to a drain terminal of the power transistor device under test; for a first set of test conditions, activating the drain pulse generator for each of the test conditions to apply a voltage pulse to the drain terminal, and for each of the test conditions, applying a voltage pulse to the gate terminal, the gate pulse rising only after the drain pulse falls below a predetermined threshold; for a second set of test conditions, applying a voltage pulse to the drain terminal, and applying a voltage pulse to the gate terminal, the drain pulse generator and the gate pulse generator both being active so that there is some overlap; and measuring the drain current into the power transistor device under test. An apparatus is disclosed.

    Abstract translation: 一种方法包括将栅极脉冲发生器耦合到被测功率晶体管器件的栅极端子,将漏极脉冲发生器耦合到被测功率晶体管器件的漏极端子; 对于第一组测试条件,激活用于每个测试条件的漏极脉冲发生器以向漏极端施加电压脉冲,并且对于每个测试条件,向栅极端施加电压脉冲,门脉冲上升 仅在漏极脉冲下降到预定阈值以下之前; 对于第二组测试条件,向漏极端子施加电压脉冲,并向栅极端施加电压脉冲,漏极脉冲发生器和栅极脉冲发生器都处于活动状态,使得存在一些重叠; 并测量进入被测功率晶体管器件的漏极电流。 公开了一种装置。

Patent Agency Ranking