公开(公告)号：US11422781B1

公开(公告)日：2022-08-23

申请号：US16781323

申请日：2020-02-04

Applicant: Xilinx, Inc.

Inventor： Stephen A. Neuendorffer ,  Prasanth Chatarasi ,  Samuel R. Bayliss

IPC: G06F8/41 ,  G06F9/30 ,  G06F7/57 ,  G06F7/483 ,  G06F7/544

Abstract: Disclosed approaches for generating vector codes include inputting tensor processing statements. Each statement specifies an output variable, an initial variable, and multiply-and-accumulate (MAC) operations, and each MAC operation references the output variable, elements of a first tensor, and one or more elements of a second tensor. The MAC operations are organized into groups, and the MAC operations in each group reference the same output variable and have overlapping references to elements of the first tensor. For each group of MAC operations, at least one instruction is generated to load elements of the first tensor into a first register and at least one instruction is generated to load one or more elements of the second tensor into a second register. For each group of MAC operations, instructions are generated to select for each MAC operation in the group for input to an array of MAC circuits, elements from the first register and one or more elements from the second register.