公开(公告)号：WO2020041276A1

公开(公告)日：2020-02-27

申请号：PCT/US2019/047217

申请日：2019-08-20

Applicant: ADVANCED MICRO DEVICES, INC.

Inventor： KOCEV, Andrej ,  FLEISCHMAN, Jay ,  TROESTER, Kai ,  CHU, Johnny C. ,  WILKENS, Tim J. ,  MARKETKAR, Neil ,  LONG, Michael W.

IPC: G06F9/38 ,  G06F9/30 ,  G06F9/32

Abstract: Systems and methods selectively bypass address-generation hardware in processor instruction pipelines. In an embodiment, a processor includes an address-generation stage and an address-generation-bypass-determination unit (ABDU). The ABDU receives a load/store instruction. If an effective address for the load/store instruction is not known at the ABDU, the ABDU routes the load/store instruction via the address-generation stage of the processor. If, however, the effective address of the load/store instruction is known at the ABDU, the ABDU routes the load/store instruction to bypass the address-generation stage of the processor.

公开(公告)号：WO2021061427A1

公开(公告)日：2021-04-01

申请号：PCT/US2020/050388

申请日：2020-09-11

Applicant: ADVANCED MICRO DEVICES, INC.

Inventor： TROESTER, Kai ,  MARKETKAR, Neil ,  SOBEL, Matthew T. ,  KESHAV, Srinivas

IPC: G06F9/50 ,  G06F9/38

Abstract: An approach is provided for allocating a shared resource to threads in a multi-threaded microprocessor based upon the usefulness of the shared resource to each of the threads. The usefulness of a shared resource to a thread is determined based upon the number of entries in the shared resource that are allocated to the thread and the number of active entries that the thread has in the shared resource. Threads that are allocated a large number of entries in the shared resource and have a small number of active entries in the shared resource, indicative of a low level of parallelism, can operate efficiently with fewer entries in the shared resource, and have their allocation limit in the shared resource reduced