公开(公告)号：WO2023033955A1

公开(公告)日：2023-03-09

申请号：PCT/US2022/038644

申请日：2022-07-28

Applicant: APPLE INC.

Inventor： NATARAJAN, Rohit ,  SCHULZ, Jurgen M. ,  SHULER, Christopher D. ,  GUPTA, Rohit K. ,  ZOU, Thomas T. ,  SRIDHARAN, Srinivasa Rangan

IPC: G06F12/0802 ,  G06F3/06

Abstract: An apparatus includes a cache controller circuit and a cache memory circuit that further includes cache memory having a plurality of cache lines. The cache controller circuit may be configured to receive a request to reallocate a portion of the cache memory circuit that is currently in use. This request may identify an address region corresponding to one or more of the cache lines. The cache controller circuit may be further configured, in response to the request, to convert the one or more cache lines to directly-addressable, random-access memory (RAM) by excluding the one or more cache lines from cache operations.