CLOSED LOOP DYNAMIC CAPACITANCE MEASUREMENT
    1.
    发明申请
    CLOSED LOOP DYNAMIC CAPACITANCE MEASUREMENT 审中-公开
    闭环动态电容测量

    公开(公告)号:WO2015102710A2

    公开(公告)日:2015-07-09

    申请号:PCT/US2014/059734

    申请日:2014-10-08

    CPC classification number: G01R27/2605 G01D5/241 G09G3/3466 G09G2320/04

    Abstract: This disclosure provides systems, methods and apparatus for measuring capacitance of a display unit, such as an interferometric modulator (IMOD). In one example, a circuit may include an operational amplifier (op-amp), a voltage controlled current source, and feedback from an output of the op-amp as an input to the voltage controlled current source. An output of the voltage controlled current source may be provided to a display unit as well as an input of the op-amp. A second input of the op-amp may be provided a ramping reference voltage.

    Abstract translation: 本公开提供了用于测量诸如干涉式调制器(IMOD)的显示单元的电容的系统,方法和装置。 在一个示例中,电路可以包括运算放大器(运算放大器),电压控制电流源和来自运算放大器的输出的反馈作为输入到电压控制电流源。 电压控制电流源的输出可以被提供给显示单元以及运算放大器的输入。 运算放大器的第二输入可以被提供斜坡参考电压。

Patent Agency Ranking