中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

9 records (took 0.019 seconds)

    DATA RELIABILITY SCHEMES FOR DATA STORAGE SYSTEMS
    1.
    发明申请
    DATA RELIABILITY SCHEMES FOR DATA STORAGE SYSTEMS 审中-公开
    数据存储系统的数据可靠性方案

    公开(公告)号：WO2014084960A1

    公开(公告)日：2014-06-05

    申请号：PCT/US2013/062760

    申请日：2013-09-30

    Applicant: WESTERN DIGITAL TECHNOLOGIES, INC. ,  SKYERA, INC.

    Inventor： LU, Guangming ,  HO, Leader ,  DANILAK, Radoslav ,  MULLENDORE, Rodney, N. ,  JONES, Justin ,  TOMLIN, Andrew, J.

    IPC: G06F11/10 ,  G06F12/00 ,  G06F3/06

    CPC classification number: G06F11/108

    Abstract: A data storage system configured to implement a data reliability scheme is disclosed. In one embodiment, a data storage system controller detects uncorrectable errors using intra page parity when data units are read from a set of pages. When an uncorrectable error is detected, the data storage system controller attempts to recover user data using inter page parity without using all data from each page of the set of pages. Recovery of user data can thereby be performed without reading all data from each page. As a result, the amount of time needed to read data can be reduced in some cases and overall data storage system performance can be increased.

    Abstract translation: 公开了一种被配置为实现数据可靠性方案的数据存储系统。 在一个实施例中，当从一组页面读取数据单元时，数据存储系统控制器使用页内奇偶校验来检测不可校正的错误。 当检测到不可校正的错误时，数据存储系统控制器尝试使用页间奇偶校验来恢复用户数据，而不使用该页面页面中的每一页的所有数据。 因此可以在不从每个页面读取所有数据的情况下执行用户数据的恢复。 因此，在某些情况下可以减少读取数据所需的时间，并且可以提高整体数据存储系统的性能。

    METHODS, DATA STORAGE DEVICES AND SYSTEMS FOR FRAGMENTED FIRMWARE TABLE REBUILD IN A SOLID STATE DRIVE
    2.
    发明申请
    METHODS, DATA STORAGE DEVICES AND SYSTEMS FOR FRAGMENTED FIRMWARE TABLE REBUILD IN A SOLID STATE DRIVE 审中-公开
    方法，数据存储设备和系统在固态硬盘中复制的固件硬盘

    公开(公告)号：WO2014077963A1

    公开(公告)日：2014-05-22

    申请号：PCT/US2013/062765

    申请日：2013-09-30

    Applicant: WESTERN DIGITAL TECHNOLOGIES, INC. ,  SKYERA, INC.

    Inventor： TOMLIN, Andrew, J. ,  JONES, Justin ,  MULLENDORE, Rodney, N.

    IPC: G06F12/00 ,  G06F11/10 ,  G06F13/00

    CPC classification number: G06F12/0246 ,  G06F2212/214 ,  G06F2212/7201 ,  G06F2212/7203 ,  G06F2212/7207

    Abstract: A data storage device comprises a plurality of non-volatile memory devices configured to store a plurality of physical pages; a controller coupled to the plurality of memory devices that is configured to program data to and read data from the plurality of memory devices. A volatile memory may be coupled to the controller and may be configured to store a firmware table comprising a plurality of firmware table entries. The controller may be configured to maintain a plurality of firmware journals in the non-volatile memory devices. Each of the firmware journals may be associated with a firmware table entry and may comprise firmware table entry information. The controller may be configured to read the plurality of firmware journals upon startup and rebuild the firmware table using the firmware table entry information in each of the read plurality of firmware journals.

    Abstract translation: 数据存储装置包括被配置为存储多个物理页面的多个非易失性存储器装置; 耦合到所述多个存储器件的控制器，其被配置为将数据编程到所述多个存储器件并从其读取数据。 易失性存储器可以耦合到控制器，并且可以被配置为存储包括多个固件表条目的固件表。 控制器可以被配置为将多个固件期刊保持在非易失性存储器设备中。 每个固件日志可以与固件表条目相关联，并且可以包括固件表条目信息。 控制器可以被配置为在启动时读取多个固件日志并且使用每个读取的多个固件期刊中的固件表条目信息来重建固件表。

    METHODS AND DEVICES FOR AVOIDING LOWER PAGE CORRUPTION IN DATA STORAGE DEVICES
    4.
    发明申请
    METHODS AND DEVICES FOR AVOIDING LOWER PAGE CORRUPTION IN DATA STORAGE DEVICES 审中-公开
    用于避免数据存储设备中的较低页面破坏的方法和设备

    公开(公告)号：WO2014077962A1

    公开(公告)日：2014-05-22

    申请号：PCT/US2013/062725

    申请日：2013-09-30

    Applicant: WESTERN DIGITAL TECHNOLOGIES, INC. ,  SKYERA, INC.

    Inventor： DANILAK, Radoslav ,  MULLENDORE, Rodney, N. ,  TOMLIN, Andrew, J. ,  JONES, Justin ,  YANG, Jui-Yao

    IPC: G06F12/00 ,  G06F12/08

    CPC classification number: G11C11/5628 ,  G06F12/0246 ,  G06F2212/7203 ,  G11C5/005 ,  G11C11/005 ,  G11C11/16

    Abstract: A data storage device may comprise a plurality of Multi-Level Ceil (MLC) non- volatile memory devices comprising a plurality of lower pages and a corresponding plurality of higher-order pages. A controller may be configured to write data to and read data from the plurality of lower pages and the corresponding plurality of higher- order pages. A buffer may be coupled to the controller, which may be configured to accumulate data to be written to the MLC non-volatile memory devices, allocate space in the buffer and write the accumulated data to the allocated space, At least a portion of the accumulated data may be written in a lower page of the MLC non- volatile memory devices and the space in the buffer that stores data written to the lower page may be de-allocated when ail higher-order pages corresponding to the lower page have been written in the MLC non-volatile memory devices.

    Abstract translation: 数据存储设备可以包括多个低级页面和相应的多个较高级页面的多个多层面（MLC）非易失性存储设备。 控制器可以被配置为向多个下页和对应的多个较高级页面写入数据并从其读取数据。 缓冲器可以耦合到控制器，其可以被配置为累积要写入MLC非易失性存储器设备的数据，在缓冲器中分配空间并将累积的数据写入分配的空间中。至少一部分累积的 可以将数据写入MLC非易失性存储器件的下部页面，并且存储写入下部页面的数据的缓冲器中的空间可以在对应于下部页面的较高级页面被写入时被解除分配 MLC非易失性存储器件。

    METHODS, DEVICES AND SYSTEMS FOR TWO STAGE POWER-ON MAP REBUILD WITH FREE SPACE ACCOUNTING IN A SOLID STATE DRIVE
    5.
    发明申请
    METHODS, DEVICES AND SYSTEMS FOR TWO STAGE POWER-ON MAP REBUILD WITH FREE SPACE ACCOUNTING IN A SOLID STATE DRIVE 审中-公开
    方法，用于两阶段功率映射重建的设备和系统，在固态驱动器中自由空间会计

    公开(公告)号：WO2014137842A1

    公开(公告)日：2014-09-12

    申请号：PCT/US2014/019681

    申请日：2014-02-28

    Applicant: WESTERN DIGITAL TECHNOLOGIES, INC. ,  SKYERA, INC.

    Inventor： TOMLIN, Andrew J. ,  JONES, Justin ,  MULLENDORE, Rodney N.

    IPC: G06F12/02 ,  G06F13/14 ,  G06F11/10

    CPC classification number: G06F3/0607 ,  G06F3/0659 ,  G06F3/0688 ,  G06F12/02 ,  G06F12/0246 ,  G06F12/0292 ,  G06F2212/7201 ,  G06F2212/7205

    Abstract: A data storage device comprises a non-volatile memory comprising a plurality of blocks, each configured to store a plurality of physical pages at predetermined physical locations. A controller programs and reads data stored in a plurality of logical pages. A volatile memory comprises a logical-to-physical address translation map configured to enabling determination of the physical location, within one or more physical pages, of the data stored in each logical page. A plurality of journals may be stored, each comprising a plurality of entries associating one or more physical pages to each logical page. At startup, the controller may read at least some of the plurality of journals in an order and rebuild the map; indicate a readiness to service data access commands after the map is rebuilt; rebuild a table from the map and, based thereon, select block(s) for garbage collection after having indicated the readiness to process the commands.

    Abstract translation: 数据存储设备包括包括多个块的非易失性存储器，每个块被配置为在预定的物理位置处存储多个物理页面。 控制器对存储在多个逻辑页面中的数据进行编程和读取。 易失性存储器包括逻辑到物理地址转换映射，其被配置为使得能够在一个或多个物理页面内确定存储在每个逻辑页面中的数据的物理位置。 可以存储多个期刊，每个期刊包括将一个或多个物理页面与每个逻辑页面相关联的多个条目。 在启动时，控制器可以按照顺序读取多个期刊中的至少一些，并重建地图; 表示在重建地图之后准备服务数据访问命令; 从地图重建一个表，并基于此，在指示准备处理命令之后，选择块进行垃圾收集。

    METHODS, DEVICES AND SYSTEMS FOR PHYSICAL-TO-LOGICAL MAPPING IN SOLID STATE DRIVES
    6.
    发明申请
    METHODS, DEVICES AND SYSTEMS FOR PHYSICAL-TO-LOGICAL MAPPING IN SOLID STATE DRIVES 审中-公开
    方法，用于实体状态驱动中物理逻辑映射的设备和系统

    公开(公告)号：WO2014055445A1

    公开(公告)日：2014-04-10

    申请号：PCT/US2013/062723

    申请日：2013-09-30

    Applicant: WESTERN DIGITAL TECHNOLOGIES, INC. ,  SKYERA, INC.

    Inventor： TOMLIN, Andrew, J. ,  JONES, Justin ,  DANILAK, Radoslav ,  MULLENDORE, Rodney, N.

    IPC: G06F12/00

    CPC classification number: G06F12/0246 ,  G06F2212/7201

    Abstract: A data storage device comprises a plurality of non-volatile memory devices storing physical pages, each stored at a predetermined physical location. A controller may be coupled to the memory devices and configured to access data stored in a plurality of logical pages (L-Pages), each associated with an L-Page number that enables the controller to logically reference data stored in the physical pages. A volatile memory may comprise a logical-to-physical address translation map that enables the controller to determine a physical location, within the physical pages, of data stored in each L~Page. The controller may be configured to maintain, in the memory devices, journals defining physical-to-logical correspondences, each journal covering a predetermined range of physical pages and comprising a plurality of entries that associate one or more physical pages to each L-Page. The controller may read the journals upon startup and rebuild the address translation map from the read journals.

    Abstract translation: 数据存储设备包括存储物理页面的多个非易失性存储器设备，每个都存储在预定的物理位置。 控制器可以耦合到存储器设备并且被配置为访问存储在多个逻辑页面（L页面）中的数据，每个逻辑页面（L页面）都与L页面编号相关联，使得控制器能够逻辑地参考存储在物理页面中的数据。 易失性存储器可以包括逻辑到物理地址转换映射，其使得控制器能够确定物理页内物理位置中存储在每个L〜Page中的数据。 控制器可以被配置为在存储器设备中维护定义物理到逻辑对应的日志，每个日志覆盖物理页面的预定范围，并且包括将一个或多个物理页面与每个L页面相关联的多个条目。 控制器可以在启动时阅读期刊，并从阅读的期刊重建地址转换地图。

    HIGH PERFORMANCE SYSTEM PROVIDING SELECTIVE MERGING OF DATAFRAME SEGMENTS IN HARDWARE
    7.
    发明申请
    HIGH PERFORMANCE SYSTEM PROVIDING SELECTIVE MERGING OF DATAFRAME SEGMENTS IN HARDWARE 审中-公开
    高性能系统在硬件中提供选择性的数据帧分段合并

    公开(公告)号：WO2015047697A1

    公开(公告)日：2015-04-02

    申请号：PCT/US2014/054426

    申请日：2014-09-05

    Applicant: WESTERN DIGITAL TECHNOLOGIES, INC. ,  SKYERA, INC.

    Inventor： FLINSBAUGH, Jack W. ,  JONES, Justin ,  MULLENDORE, Rodney N. ,  TOMLIN, Andrew J.

    IPC: G06F12/02

    CPC classification number: G06F3/064 ,  G06F3/06 ,  G06F3/0604 ,  G06F3/061 ,  G06F3/0613 ,  G06F3/0656 ,  G06F3/0659 ,  G06F3/0661 ,  G06F3/0673 ,  G06F3/0679 ,  G06F12/0246

    Abstract: A method of writing data to a range of logical blocks in a storage medium includes: receiving a command including a starting logical block address, a value indicating a range of logical block addresses to be written, and a logical block of data; storing the logical block in a first temporary storage; generating a logical page by duplicating the logical block a plurality of times corresponding to a number of logical blocks in a logical page and transporting the generated logical page to a second temporary storage and storing the generated logical page in the second temporary storage; writing the generated logical page from the second temporary storage into the storage medium beginning from the starting logical block address; and performing a read-modify-write operation if the first write operation does not begin on a logical page boundary or the last write operation does not end on a logical page boundary.

    Abstract translation: 一种将数据写入存储介质中的一系列逻辑块的方法包括：接收包括开始逻辑块地址，指示要写入的逻辑块地址的范围的值和 逻辑数据块; 将逻辑块存储在第一临时存储器中; 通过与逻辑页面中的多个逻辑块对应多次复制逻辑块并将所生成的逻辑页面传输到第二临时存储器并将生成的逻辑页面存储在第二临时存储器中来生成逻辑页面; 将所生成的逻辑页面从所述第二临时存储器写入所述存储介质中，从所述开始逻辑块地址开始; 并且如果第一写入操作没有在逻辑页面边界上开始或者最后的写入操作没有在逻辑页面边界上结束，则执行读取 - 修改 - 写入操作。

    ATOMIC WRITE COMMAND SUPPORT IN A SOLID STATE DRIVE
    8.
    发明申请
    ATOMIC WRITE COMMAND SUPPORT IN A SOLID STATE DRIVE 审中-公开
    在固态驱动中的原子写命令支持

    公开(公告)号：WO2014150814A1

    公开(公告)日：2014-09-25

    申请号：PCT/US2014/024303

    申请日：2014-03-12

    Applicant: WESTERN DIGITAL TECHNOLOGIES, INC. ,  SKYERA, INC.

    Inventor： TOMLIN, Andrew J. ,  JONES, Justin ,  MULLENDORE, Rodney N.

    IPC: G06F12/06

    CPC classification number: G06F3/0619 ,  G06F3/065 ,  G06F3/0659 ,  G06F3/0685 ,  G06F3/0688 ,  G06F9/466 ,  G06F12/0246 ,  G06F12/0638 ,  G06F12/1081 ,  G06F2212/205 ,  G06F2212/7201 ,  G06F2212/7209 ,  G11C16/10

    Abstract: A method of performing an atomic write command in a data storage device comprising a volatile memory and a plurality of non-volatile memory devices configured to store a plurality of physical pages. The method may comprise storing data in a plurality of logical pages (L-Pages), each associated with a logical address. A logical-to-physical address translation map may be maintained in the volatile memory, and may be configured to enable determination of a physical location, within one or more of the physical pages, of the data referenced by each logical address. The data specified by a received atomic write command may be stored one or more L-Pages. Updates to the entry or entries in the translation map associated with the L-Page(s) storing the data specified by the atomic write command may be deferred until all L-Pages storing data specified by the atomic write command have been written in a power-safe manner.

    Abstract translation: 一种在包括易失性存储器和被配置为存储多个物理页面的多个非易失性存储器设备的数据存储设备中执行原子写入命令的方法。 该方法可以包括将数据存储在多个逻辑页面（L-Pages）中，每个逻辑页面与逻辑地址相关联。 逻辑到物理地址转换映射可以被保持在易失性存储器中，并且可以被配置为使得能够确定在每个逻辑地址所引用的数据的物理页面的一个或多个内的物理位置。 由接收的原子写入命令指定的数据可以存储一个或多个L页。 与存储由原子写入命令指定的数据的L页面相关联的翻译图表中的条目或条目的更新可以被延迟，直到由原子写入命令指定的所有L页面存储数据都被写入电力 安全的方式。

Patent Agency Ranking