DATA RELIABILITY SCHEMES FOR DATA STORAGE SYSTEMS
    1.
    发明申请
    DATA RELIABILITY SCHEMES FOR DATA STORAGE SYSTEMS 审中-公开
    数据存储系统的数据可靠性方案

    公开(公告)号:WO2014084960A1

    公开(公告)日:2014-06-05

    申请号:PCT/US2013/062760

    申请日:2013-09-30

    CPC classification number: G06F11/108

    Abstract: A data storage system configured to implement a data reliability scheme is disclosed. In one embodiment, a data storage system controller detects uncorrectable errors using intra page parity when data units are read from a set of pages. When an uncorrectable error is detected, the data storage system controller attempts to recover user data using inter page parity without using all data from each page of the set of pages. Recovery of user data can thereby be performed without reading all data from each page. As a result, the amount of time needed to read data can be reduced in some cases and overall data storage system performance can be increased.

    Abstract translation: 公开了一种被配置为实现数据可靠性方案的数据存储系统。 在一个实施例中,当从一组页面读取数据单元时,数据存储系统控制器使用页内奇偶校验来检测不可校正的错误。 当检测到不可校正的错误时,数据存储系统控制器尝试使用页间奇偶校验来恢复用户数据,而不使用该页面页面中的每一页的所有数据。 因此可以在不从每个页面读取所有数据的情况下执行用户数据的恢复。 因此,在某些情况下可以减少读取数据所需的时间,并且可以提高整体数据存储系统的性能。

    ADAPTIVE ERROR CORRECTION CODES FOR DATA STORAGE SYSTEMS
    2.
    发明申请
    ADAPTIVE ERROR CORRECTION CODES FOR DATA STORAGE SYSTEMS 审中-公开
    数据存储系统的自适应错误校正码

    公开(公告)号:WO2014065967A1

    公开(公告)日:2014-05-01

    申请号:PCT/US2013/061249

    申请日:2013-09-23

    Inventor: LU, Guangming

    Abstract: A data storage system configured to adaptively code data is disclosed, in one embodiment, a data storage system controller determines a common memory page size, such as an E-page size, for a non-volatile memory array. Based on the common memory page size, the controller selects a low-density parity-check (LDPC) code word length from a plurality of pre-defined LDPC code word lengths. The controller determines LDPC coding parameters for coding data written to or read from the memory array based on the selected LDPC code word length. By using the plurality of pre-defined LDPC code word lengths, the data storage system can support multiple non-volatile memory page formats, including memory page formats in which the common memory page size does not equal any LDPC code word length of the plurality of pre-defined LDPC code word lengths. Flexibility and efficiency of data coding can thereby be achieved.

    Abstract translation: 公开了一种被配置为自适应地编码数据的数据存储系统,在一个实施例中,数据存储系统控制器确定用于非易失性存储器阵列的公共存储器页面尺寸,例如E页面大小。 基于公共存储器页面大小,控制器从多个预定义LDPC码字长度中选择低密度奇偶校验(LDPC)码字长度。 控制器基于所选择的LDPC码字长度来确定用于编码写入或从存储器阵列读取的数据的LDPC编码参数。 通过使用多个预定义的LDPC码字长度,数据存储系统可以支持多个非易失性存储器页面格式,包括存储器页面格式,其中公共存储器页面大小不等于多个 预定义LDPC码字长度。 从而可以实现数据编码的灵活性和效率。

    DECODER HAVING EARLY DECODING TERMINATION DETECTION
    3.
    发明申请
    DECODER HAVING EARLY DECODING TERMINATION DETECTION 审中-公开
    具有早期解码终止检测的解码器

    公开(公告)号:WO2014179502A1

    公开(公告)日:2014-11-06

    申请号:PCT/US2014/036255

    申请日:2014-04-30

    Abstract: Embodiments of decoders having early decoding termination detection are disclosed. The decoders can provide for flexible and scalable decoding and early termination detection, particularly when quasi-cyclic low-density parity-check code (QC LDPC) decoding is used. In one embodiment, a controller iteratively decodes a data unit using a coding matrix comprising a plurality of layers. The controller terminates decoding the data unit in response to determining that the decoded data units from more than one layer decoding operation satisfy a parity check equation and that the decoded data units from more than one layer decoding operation are the same. Advantageously, the termination of decoding of the data unit can reduce a number of iterations performed to decode the data unit.

    Abstract translation: 公开了具有早解码终止检测的解码器的实施例。 解码器可以提供灵活和可扩展的解码和提前终止检测,特别是当使用准循环低密度奇偶校验码(QC LDPC)解码时。 在一个实施例中,控制器使用包括多个层的编码矩阵迭代地解码数据单元。 响应于确定来自多于一层解码操作的解码数据单元满足奇偶校验方程,并且来自多于一层解码操作的解码数据单元相同,控制器终止对数据单元的解码。 有利地,数据单元的解码的终止可以减少对数据单元进行解码所执行的迭代次数。

Patent Agency Ranking