发明公开
EP0320748A3 Self adjusting phase lock circuit 失效
自调整相锁电路

Self adjusting phase lock circuit
摘要:
Self adjusting phase lock circuit in which a frequency and/or phase comparator (1) compares the frequency and/or phase of a reference signal FVCO with the frequency and/or phase of a frequency or phase modulated signal RD to generate an error signal input to an integrating network (3,4), which in turn generates an error voltage related to the frequency/phase error of the two signals, said voltage being input to the control input of a voltage controlled oscillator (2) which generates reference signal FVCO as a function of the error voltage and of an adjusting voltage received at an adjusting input, wherein self adjusting means are provided consisting in a fixed reference voltage periodically input to the oscillator control input as a substitute for the error voltage, in a source of a fixed frequency signal, periodically input to the comparator (9) as a substitute for the modulated signal, in an operational network generating from the error voltage a feedback signal (VRANGE) periodically input to the adjusting input of the oscillator (2) and hold at said input by sample and hold circuits (10,11,17), so that the adjusting voltage VRANGE is periodically adjusted in automatic way to provide to the phase lock circuit an operative condition permanently close to a nominal working point, independently of thermal drift and performance spread of the used components.
公开/授权文献
信息查询
0/0