Invention Grant
- Patent Title: Semiconductor device
-
Application No.: US15625771Application Date: 2017-06-16
-
Publication No.: US10074744B2Publication Date: 2018-09-11
- Inventor: Hideo Numabe , Nobuyuki Shirai , Hirokazu Kato , Tomoaki Uno , Kazuyuki Umezu
- Applicant: Renesas Electronics Corporation
- Applicant Address: JP Tokyo
- Assignee: RENESAS ELECTRONICS CORPORATION
- Current Assignee: RENESAS ELECTRONICS CORPORATION
- Current Assignee Address: JP Tokyo
- Agency: Shapiro, Gabor and Rosenberger, PLLC
- Main IPC: H01L29/78
- IPC: H01L29/78 ; H01L29/40 ; H01L29/423 ; H01L29/08 ; H01L29/06 ; H01L29/417 ; H01L29/10 ; H01L23/535

Abstract:
A control electrode GE1 is formed in a lower portion of a trench TR1 formed in a semiconductor substrate SUB, and a gate electrode GE2 is formed in an upper portion inside the trench TR1. An insulating film G1 is formed between the control electrode GE1 and a side wall and a bottom surface of the trench TR1, an insulating film G2 is formed between the side wall of the trench TR1 and the gate electrode GE2, and an insulating film G3 is formed between the control electrode GE1 and the gate electrode GE2. A region adjacent to the trench TR1 includes an n+-type semiconductor region NR for a source, a p-type semiconductor region PR for a channel formation, and a semiconductor region for a drain. A wiring connected to the control electrode GE1 is not connected to a wiring connected to the gate electrode GE2, and is not connected to a wiring connected to the n+-type semiconductor region NR for a source.
Public/Granted literature
- US20170288053A1 SEMICONDUCTOR DEVICE Public/Granted day:2017-10-05
Information query
IPC分类: