Invention Grant
- Patent Title: FDSOI semiconductor device with contact enhancement layer and method of manufacturing
-
Application No.: US15810557Application Date: 2017-11-13
-
Publication No.: US10347543B2Publication Date: 2019-07-09
- Inventor: Peter Baars , Rick Carter , Vikrant Chauhan , George Jonathan Kluth , Anurag Mittal , David Pritchard , Mahbub Rashed
- Applicant: GLOBALFOUNDRIES Inc.
- Applicant Address: KY Grand Cayman
- Assignee: GLOBALFOUNDRIES Inc.
- Current Assignee: GLOBALFOUNDRIES Inc.
- Current Assignee Address: KY Grand Cayman
- Agency: Amerson Law Firm, PLLC
- Main IPC: H01L21/8238
- IPC: H01L21/8238 ; H01L27/092 ; H01L29/417 ; H01L27/12 ; H01L29/49

Abstract:
A method of forming contacts includes forming a plurality of transistor devices separated by shallow trench insulator regions, the transistor devices each comprising a semiconductor substrate, a buried insulator layer on the semiconductor bulk substrate, a semiconductor layer on the buried insulator layer, a high-k metal gate stack on the semiconductor layer and a gate electrode above the high-k metal gate stack, raised source/drain regions on the semiconductor layer, and a silicide contact layer above the raised source/drain regions and the gate electrode, providing an interlayer dielectric stack on the silicide contact layer and planarizing the interlayer dielectric stack, patterning a plurality of contacts through the interlayer dielectric stack onto the raised source/drain regions, and, for at least some of the contacts, patterning laterally extended contact regions above the contacts, the laterally extended contact regions extending over shallow trench insulator regions neighboring the corresponding raised source/drain regions.
Public/Granted literature
- US20190148245A1 FDSOI SEMICONDUCTOR DEVICE WITH CONTACT ENHANCEMENT LAYER AND METHOD OF MANUFACTURING Public/Granted day:2019-05-16
Information query
IPC分类: