Invention Grant
- Patent Title: Communicating a message request transaction to a logical device
-
Application No.: US14799165Application Date: 2015-07-14
-
Publication No.: US10360171B2Publication Date: 2019-07-23
- Inventor: David Harriman , Jasmin Ajanovic
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Alliance IP, LLC
- Main IPC: G06F13/42
- IPC: G06F13/42 ; H04L29/06 ; G06F13/40 ; G06F11/07

Abstract:
A general input/output communication port implements a communication stack that includes a physical layer, a data link layer and a transaction layer. The transaction layer includes assembling a packet header for a message request transaction to one or more logical devices. The packet header includes a format field to indicate the length of the packet header and to further specify whether the packet header includes a data payload, a subset of a type field to indicate the packet header relates to the message request transaction and a message field. The message field includes a message to implement the message request transaction. The message includes at least one message that is selected from a group of messages. The group of messages to include a message to unlock a logical device, a message to reset a logical device, a message to indicate a correctable error condition, a message to indicate an uncorrectable error condition, a message to indicate a fatal error condition, a message to report a bad request packet, a message to indicate power management and a message to emulate an interrupt signal.
Public/Granted literature
- US20160070671A1 COMMUNICATING A MESSAGE REQUEST TRANSACTION TO A LOGICAL DEVICE Public/Granted day:2016-03-10
Information query