Invention Grant
- Patent Title: Adaptive read threshold voltage tracking with charge leakage mitigation using charge leakage settling time
-
Application No.: US15799497Application Date: 2017-10-31
-
Publication No.: US10388368B2Publication Date: 2019-08-20
- Inventor: Ludovic Danjean , Sundararajan Sankaranarayanan , Erich F. Haratsch
- Applicant: Seagate Technology LLC
- Applicant Address: US CA Cupertino
- Assignee: Seagate Technology LLC
- Current Assignee: Seagate Technology LLC
- Current Assignee Address: US CA Cupertino
- Agency: Ryan, Mason & Lewis, LLP
- Main IPC: G11C11/56
- IPC: G11C11/56 ; G11C16/22

Abstract:
Adaptive read reference voltage tracking techniques are provided that employ charge leakage mitigation. An exemplary device for use with multi-level memory cells, comprises a controller configured to: after a predefined time interval that approximates a settling time after a programming of the multi-level memory cells until a charge leakage of one or more of the multi-level memory cells has settled, determine a plurality of read reference voltages for the multi-level memory cells using a post-programming adaptive tracking algorithm; and employ the plurality of read reference voltages to read data from the multi-level memory cells. The reference voltage offsets are optionally determined based on a shift in the read reference voltages after the predefined time interval since the programming of the multi-level memory cells.
Public/Granted literature
Information query