Invention Grant
- Patent Title: Read margin control circuit determining data valid window, memory controller including the same, and electronic device
-
Application No.: US16118863Application Date: 2018-08-31
-
Publication No.: US10650871B2Publication Date: 2020-05-12
- Inventor: Kwanyeob Chae , Sanghune Park
- Applicant: SAMSUNG ELECTRONICS CO., LTD.
- Applicant Address: KR Suwon-si
- Assignee: SAMSUNG ELECTRONICS CO., LTD.
- Current Assignee: SAMSUNG ELECTRONICS CO., LTD.
- Current Assignee Address: KR Suwon-si
- Agency: Sughrue Mion, PLLC
- Priority: com.zzzhc.datahub.patent.etl.us.BibliographicData$PriorityClaim@580bb91
- Main IPC: G11C7/22
- IPC: G11C7/22 ; G06F13/16 ; H03K19/20 ; H03K19/21

Abstract:
A read margin control circuit is provided. The read margin control circuit includes a delay circuit that delays a data input/output signal and generates delay signals having different phases from each other, a sampler that samples the delay signals based on a data strobe signal to generate sampling values, and a determiner configured to determine a data valid window of the data input/output signal based on the sampling values.
Public/Granted literature
Information query