Read margin control circuit determining data valid window, memory controller including the same, and electronic device
Abstract:
A read margin control circuit is provided. The read margin control circuit includes a delay circuit that delays a data input/output signal and generates delay signals having different phases from each other, a sampler that samples the delay signals based on a data strobe signal to generate sampling values, and a determiner configured to determine a data valid window of the data input/output signal based on the sampling values.
Information query
Patent Agency Ranking
0/0