Invention Grant
- Patent Title: Control of warpage using ABF GC cavity for embedded die package
-
Application No.: US16849707Application Date: 2020-04-15
-
Publication No.: US11322457B2Publication Date: 2022-05-03
- Inventor: Digvijay A. Raorane , Ian En Yoon Chin , Daniel N. Sobieski
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Schwabe, Williamson & Wyatt, P.C.
- Main IPC: H01L23/31
- IPC: H01L23/31 ; H01L23/00 ; H01L21/50 ; H01L23/498

Abstract:
Embodiments include semiconductor device packages and methods of forming such packages. In an embodiment, the package may include a die-side reinforcement layer with a cavity formed through the die-side reinforcement layer. A die having a first side and an opposite second side comprising a device side may be positioned in the cavity with the first side of the die being substantially coplanar with a first side of the die-side reinforcement layer. In an embodiment, a build-up structure may be coupled to a second side of the die. Embodiments include a build-up structure that includes a plurality of alternating layers of patterned conductive material and insulating material.
Public/Granted literature
- US20200251426A1 CONTROL OF WARPAGE USING ABF GC CAVITY FOR EMBEDDED DIE PACKAGE Public/Granted day:2020-08-06
Information query
IPC分类: