- 专利标题: Error rate reduction in a non-volatile memory (NVM), including magneto-resistive random access memories (MRAMS)
-
申请号: US17809655申请日: 2022-06-29
-
公开(公告)号: US11755411B2公开(公告)日: 2023-09-12
- 发明人: Anirban Roy , Nihaar N. Mahatme
- 申请人: NXP USA, Inc.
- 申请人地址: US TX Austin
- 专利权人: NXP USA, Inc.
- 当前专利权人: NXP USA, Inc.
- 当前专利权人地址: US TX Austin
- 分案原申请号: US17247376 2020.12.09
- 主分类号: G06F11/10
- IPC分类号: G06F11/10 ; G11C11/16
摘要:
A magnetoresistive random-access memory (MRAM) device includes an array of MRAM bit cells grouped into words, each word having specified number of data bit cells, error correction code (ECC) bit cells, and at least two inversion indicator bit cells, the inversion indicator bit cells being redundant of each other; and a memory controller. The memory controller is configured to, for each of the words, set the inversion indicator bit cells to indicate whether the number of data bit cells in a word having a zero value is greater than the number of data bit cells having a one value, invert the zeroes and ones in the bit cells when the inversion indicator bit cells are set to indicate a greater number of zeroes than ones in the data bit cells of the word, and revert the data bit cells to their value before the zeroes and ones were inverted.
公开/授权文献
信息查询