Invention Grant
- Patent Title: Hierarchical ROM encoder system for performing address fault detection in a memory system
-
Application No.: US17669793Application Date: 2022-02-11
-
Publication No.: US11798644B2Publication Date: 2023-10-24
- Inventor: Xiaozhou Qian , Yaohua Zhu
- Applicant: Silicon Storage Technology, Inc.
- Applicant Address: US CA San Jose
- Assignee: SILICON STORAGE TECHNOLOGY, INC.
- Current Assignee: SILICON STORAGE TECHNOLOGY, INC.
- Current Assignee Address: US CA San Jose
- Agency: DLA PIPER LLP US
- Priority: CN 2111444122.6 2021.11.30
- Main IPC: G11C7/00
- IPC: G11C7/00 ; G11C29/04 ; G11C8/10
Abstract:
Various embodiments are disclosed for performing address fault detection in a memory system using a hierarchical ROM encoding system. In one embodiment, a hierarchical ROM encoding system comprises two levels of ROM encoders that are used to detect an address fault. In another embodiment, a hierarchical ROM encoding system comprises three levels of ROM encoders that are used to detect an address fault.
Public/Granted literature
- US20230170035A1 Hierarchical ROM Encoder System For Performing Address Fault Detection In A Memory System Public/Granted day:2023-06-01
Information query
