Invention Grant
- Patent Title: Methods for forming isolation regions by depositing and oxidizing a silicon liner
-
Application No.: US17150490Application Date: 2021-01-15
-
Publication No.: US11996317B2Publication Date: 2024-05-28
- Inventor: Po-Kai Hsiao , Han-De Chen , Tsai-Yu Huang , Huicheng Chang , Yee-Chia Yeo
- Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
- Applicant Address: TW Hsinchu
- Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
- Current Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
- Current Assignee Address: TW Hsinchu
- Agency: Slater Matsil, LLP
- Main IPC: H01L21/762
- IPC: H01L21/762 ; H01L21/02 ; H01L21/28 ; H01L21/8234 ; H01L29/66 ; H01L29/78 ; H01L29/06

Abstract:
A method includes etching a semiconductor substrate to form a trench and a semiconductor strip. A sidewall of the semiconductor strip is exposed to the trench. The method further includes depositing a silicon-containing layer extending into the trench, wherein the silicon-containing layer extends on the sidewall of the semiconductor strip, filling the trench with a dielectric material, wherein the dielectric material is on a sidewall of the silicon-containing layer, and oxidizing the silicon-containing layer to form a liner. The liner comprises oxidized silicon. The liner and the dielectric material form parts of an isolation region. The isolation region is recessed, so that a portion of the semiconductor strip protrudes higher than a top surface of the isolation region and forms a semiconductor fin.
Public/Granted literature
- US20220230908A1 Depositing and Oxidizing Silicon Liner for Forming Isolation Regions Public/Granted day:2022-07-21
Information query
IPC分类: