Three-bit-per-cell programming using a four-bit-per-cell programming algorithm
Abstract:
An apparatus is provided that includes a plurality of memory cells, logic circuits coupled to the memory cells and configured to store 4-bit data in each of the memory cells, and a control circuit coupled to the memory cells and the logic circuits. The control circuit configured to cause the logic circuits to store 3-bit data in each of the memory cells.
Information query
Patent Agency Ranking
0/0