- 专利标题: Plated terminations
-
申请号: US10632514申请日: 2003-08-01
-
公开(公告)号: US20040090732A1公开(公告)日: 2004-05-13
- 发明人: Andrew P. Ritter , Robert Heistand II , John L. Galvagni , Sriram Dattaguru
- 申请人: AVX Corporation
- 申请人地址: null
- 专利权人: AVX Corporation
- 当前专利权人: AVX Corporation
- 当前专利权人地址: null
- 主分类号: H01G004/228
- IPC分类号: H01G004/228
摘要:
Improved termination features for multilayer electronic components are disclosed. Monolithic components are provided with plated terminations whereby the need for typical thick-film termination stripes is eliminated or greatly simplified. Such termination technology eliminates many typical termination problems and enables a higher number of terminations with finer pitch, which may be especially beneficial on smaller electronic components. The subject plated terminations are guided and anchored by exposed internal electrode tabs and additional anchor tab portions which may optionally extend to the cover layers of a multilayer component. Such anchor tabs may be positioned internally or externally relative to a chip structure to nucleate additional metallized plating material. External anchor tabs positioned on one or both of top and bottom surfaces of a monolithic structure can facilitate the formation of selective wrap-around plated terminations. The disclosed technology may be utilized with a plurality of monolithic multilayer components, including interdigitated capacitors, multilayer capacitor arrays, and integrated passive components. A variety of different plating techniques and termination materials may be employed in the formation of the subject self-determining plated terminations.
公开/授权文献
- US06960366B2 Plated terminations 公开/授权日:2005-11-01
信息查询