发明申请
US20050145952A1 Transistor having vertical junction edge and method of manufacturing the same 有权
具有垂直接合边缘的晶体管及其制造方法

Transistor having vertical junction edge and method of manufacturing the same
摘要:
Techniques for forming devices, such as transistors, having vertical junction edges. More specifically, shallow trenches are formed in a substrate and filled with an oxide. Cavities may be formed in the oxide and filled with a conductive material, such a heavily doped polysilicon. Vertical junctions are formed between the polysilicon and the exposed substrate at the trench edges such that during a thermal cycle, the heavily doped polysilicon will out-diffuse doping elements into the adjacent single crystal silicon advantageously forming a diode extension having desirable properties.
信息查询
0/0