Invention Application
US20080072191A1 Sanity checker for integrated circuits 有权
集成电路的检查器

Sanity checker for integrated circuits
Abstract:
This invention discloses a method for sanity checking integrated circuit (IC) designs based on one or more predefined sub-circuits with at least one predefined checking criteria, the method comprising automatically reading one or more netlists, identifying one or more sub-circuits in the netlists isomorphic to at least one of predefined sub-circuits, identifying one or more device parameters for sanity checking the identified sub-circuits, and comparing the identified device parameters against the predefined checking criteria.
Public/Granted literature
Information query
Patent Agency Ranking
0/0