发明申请
US20080143391A1 High Speed Latch Comparators 有权
高速锁存比较器

High Speed Latch Comparators
摘要:
In a latch circuit having a bistable pair of cross connected transistors of a first polarity and a third transistor of a second polarity, a current signal greater than a bias current is received at a latch circuit port, amplified with the third transistor, and applied to the latch circuit port. This decreases the time in which the latch circuit port receiving the current signal greater than the bias current reaches a steady state voltage.
公开/授权文献
信息查询
0/0