发明申请
US20080164936A1 Apparatus and Methods for Adjusting Performance of Programmable Logic Devices
审中-公开
用于调整可编程逻辑器件性能的装置和方法
- 专利标题： Apparatus and Methods for Adjusting Performance of Programmable Logic Devices
- 专利标题（中）： 用于调整可编程逻辑器件性能的装置和方法
-
申请号： US12054382申请日： 2008-03-24
-
公开(公告)号： US20080164936A1公开(公告)日： 2008-07-10
- 发明人: Irfan Rahim , Peter McElheny , Yow-Juang W. Liu , Bruce Pedersen
- 申请人： Irfan Rahim , Peter McElheny , Yow-Juang W. Liu , Bruce Pedersen
- 专利权人： Altera Corporation
- 当前专利权人： Altera Corporation
- 主分类号： G05F3/02
- IPC分类号： G05F3/02 ; H03K19/177
摘要：
A programmable logic device (PLD) includes mechanisms for adjusting or setting the body bias of one or more transistors. The PLD includes a body-bias generator. The body-bias generator is configured to set a body bias of one or more transistors within the programmable logic device. More specifically, the body-bias generator sets the body bias of the transistor(s) so as to trade off performance and power consumption of the transistor(s).
信息查询
IPC分类:
