Invention Application
US20090024894A1 SYSTEM AND METHOD FOR PREDICTING IWARX AND STWCX INSTRUCTIONS IN TEST PATTERN GENERATION AND SIMULATION FOR PROCESSOR DESIGN VERIFICATION/VALIDATION IN INTERRUPT MODE
失效
用于在测试模式中预测IWARX和STWCX指令的系统和方法在中断模式下对处理器设计验证/验证进行仿真
- Patent Title: SYSTEM AND METHOD FOR PREDICTING IWARX AND STWCX INSTRUCTIONS IN TEST PATTERN GENERATION AND SIMULATION FOR PROCESSOR DESIGN VERIFICATION/VALIDATION IN INTERRUPT MODE
- Patent Title (中): 用于在测试模式中预测IWARX和STWCX指令的系统和方法在中断模式下对处理器设计验证/验证进行仿真
-
Application No.: US12172628Application Date: 2008-07-14
-
Publication No.: US20090024894A1Publication Date: 2009-01-22
- Inventor: Sampan Arora , Divya S. Anvekar , Manoj Dusanapudi , Sunil Suresh Hatti , Shakti Kapoor , Bhavani Shringari Nanjundiah
- Applicant: Sampan Arora , Divya S. Anvekar , Manoj Dusanapudi , Sunil Suresh Hatti , Shakti Kapoor , Bhavani Shringari Nanjundiah
- Applicant Address: US NY Armonk
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Current Assignee Address: US NY Armonk
- Main IPC: G01R31/28
- IPC: G01R31/28

Abstract:
During a test pattern build, a test pattern generator pseudo-randomly selects an address for a selected lwarx instruction and builds the lwarx instruction using the pseudo-random address into a test pattern. Subsequently, the test pattern generator builds a store instruction after the lwarx instruction using the pseudo-random address. The store instruction is adapted to store the pseudo-random address in a predetermined memory location. The test pattern generator also builds an interrupt service routine that services an interrupt associated with the interrupt request; checks the predetermined memory location; determines that the pseudo-random address is located in the predetermined memory location; and executes a subsequent lwarx instruction using the pseudo-random address.
Public/Granted literature
Information query