Invention Application
US20110163449A1 SUPERFILLED METAL CONTACT VIAS FOR SEMICONDUCTOR DEVICES 有权
超级金属接触VIAS用于​​半导体器件

SUPERFILLED METAL CONTACT VIAS FOR SEMICONDUCTOR DEVICES
Abstract:
In accordance with one aspect of the invention, a method is provided for fabricating a semiconductor element having a contact via. In such method, a hole can be formed in a dielectric layer to at least partially expose a region including at least one of semiconductor or conductive material. A seed layer can be deposited over a major surface of the dielectric layer and over a surface within the hole. In one embodiment, the seed layer can include a metal selected from the group consisting of iridium, osmium, palladium, platinum, rhodium, and ruthenium. A layer consisting essentially of cobalt can be electroplated over the seed layer within the hole to form a contact via in electrically conductive communication with the region.
Public/Granted literature
Information query
Patent Agency Ranking
0/0