发明申请
- 专利标题: Integrated Circuits with Reduced Pitch and Line Spacing and Methods of Forming the Same
- 专利标题(中): 具有减小间距和线间距的集成电路及其形成方法
-
申请号: US14087334申请日: 2013-11-22
-
公开(公告)号: US20150147882A1公开(公告)日: 2015-05-28
- 发明人: Hsin-Chieh Yao , Chung-Ju Lee , Yung-Hsu Wu , Tien-I Bao , Shau-Lin Shue
- 申请人: Taiwan Semiconductor Manufacturing Company, Ltd.
- 申请人地址: TW Hsin-Chu
- 专利权人: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- 当前专利权人: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- 当前专利权人地址: TW Hsin-Chu
- 主分类号: H01L21/768
- IPC分类号: H01L21/768
摘要:
A method includes performing a double patterning process to form a first mandrel, a second mandrel, and a third mandrel, with the second mandrel being between the first mandrel and the second mandrel, and etching the second mandrel to cut the second mandrel into a fourth mandrel and a fifth mandrel, with an opening separating the fourth mandrel from the fifth mandrel. A spacer layer is formed on sidewalls of the first, the mandrel, the fourth, and the fifth mandrels, wherein the opening is fully filled by the spacer layer. Horizontal portions of the spacer layer are removed, with vertical portions of the spacer layer remaining un-removed. A target layer is etched using the first, the second, the fourth, and the fifth mandrels and the vertical portions of the spacer layer as an etching mask, with trenches formed in the target layer. The trenches are filled with a filling material.
公开/授权文献
信息查询
IPC分类: