Invention Application
US20160148873A1 ELECTRONIC PACKAGE AND FABRICATION METHOD THEREOF 审中-公开
电子封装及其制造方法

ELECTRONIC PACKAGE AND FABRICATION METHOD THEREOF
Abstract:
A method for fabricating an electronic package is provided, which includes the steps of: providing a substrate having a cavity and a first via hole; disposing an electronic element in the cavity; forming a dielectric layer on the substrate and the electronic element; forming a circuit layer on the dielectric layer and forming a first conductive portion in the first via hole; forming on the substrate a second via hole communicating with the first via hole, the first and second via holes constituting a through hole; and forming a second conductive portion in the second via hole, the first and second conductive portions constituting a conductor. Since the through hole is formed through a two-step process, the invention can reduce the depth of the via holes and therefore perform laser drilling or etching processes with reduced energy, thereby avoiding damage of the conductive portions and improving the product reliability.
Information query
Patent Agency Ranking
0/0