Invention Application
- Patent Title: CHIP PACKAGE AND FABRICATION METHOD THEREOF
- Patent Title (中): 芯片包装及其制造方法
-
Application No.: US14992776Application Date: 2016-01-11
-
Publication No.: US20160204061A1Publication Date: 2016-07-14
- Inventor: Ho-Yin YIU , Ying-Nan WEN , Chien-Hung LIU , Shih-Yi LEE
- Applicant: XINTEC INC.
- Main IPC: H01L23/522
- IPC: H01L23/522 ; H01L21/304 ; H01L21/268 ; H01L21/76 ; H01L21/78 ; H01L21/683 ; H01L21/768 ; H01L23/528

Abstract:
A chip package including a chip, a first though hole, a conductive structure, a first isolation layer, a second though hole and a first conductive layer. The first though hole is extended from a second surface to a first surface to expose a conductive pad, and the conductive structure is on the second surface and extended to the first though hole to contact the conductive pad. The conductive structure includes a second conductive layer and a laser stopper. The first isolation layer is on the second surface and covering the conductive structure, and the first isolation layer has a third surface opposite to the second surface. The second though hole is extended from the third surface to the second surface to expose the laser stopper, and the first conductive layer is on the third surface and extended to the second though hole to contact the laser stopper.
Information query
IPC分类: