Invention Application
US20170060450A1 PROGRAMMABLE MEMORY COMMAND SEQUENCER 审中-公开
可编程存储器命令序列号

PROGRAMMABLE MEMORY COMMAND SEQUENCER
Abstract:
Systems, apparatuses, and methods for utilizing a programmable memory command sequencer to generate multiple commands from a single memory request. A sequencer receives requests from a host processor and utilizes any of a plurality of programmable routines in response to determining that a given request meets specific criteria. A given programmable routine generates a plurality of memory commands which are then conveyed to a local memory controller and/or one or more remote memory controllers. The host processor programs the sequencer at boot time and updates the sequencer at runtime in response to changing application behavior. In various embodiments, the sequencer generates a variety of error correction routines in response to different requests received from the host processor.
Public/Granted literature
Information query
Patent Agency Ranking
0/0