- 专利标题: SEMICONDUCTOR DEVICE GATE STRUCTURE AND METHOD OF FABRICATING THEREOF
-
申请号: US16556531申请日: 2019-08-30
-
公开(公告)号: US20190393326A1公开(公告)日: 2019-12-26
- 发明人: Hsin-Che CHIANG , Ju-Yuan TZENG , Chun-Sheng LIANG , Shu-Hui WANG , Kuo-Hua PAN
- 申请人: Taiwan Semiconductor Manufacturing Co., Ltd.
- 主分类号: H01L29/66
- IPC分类号: H01L29/66 ; H01L21/02 ; H01L21/3115 ; H01L29/78 ; H01L21/28 ; H01L29/49 ; H01L29/40 ; H01L29/51
摘要:
A method of forming a gate structure of a semiconductor device including depositing a high-k dielectric layer over a substrate is provided. A dummy metal layer is formed over the high-k dielectric layer. The dummy metal layer includes fluorine. A high temperature process is performed to drive the fluorine from the dummy metal layer into the high-k dielectric layer thereby forming a passivated high-k dielectric layer. Thereafter, the dummy metal layer is removed. At least one work function layer over the passivated high-k dielectric layer is formed. A fill metal layer is formed over the at least one work function layer.
信息查询
IPC分类: