Invention Application
- Patent Title: TIME SLOTTED BUS SYSTEM FOR MULTIPLE COUPLED DIGITAL PHASE-LOCKED LOOPS
-
Application No.: US16583804Application Date: 2019-09-26
-
Publication No.: US20200021296A1Publication Date: 2020-01-16
- Inventor: Menno Spijker
- Applicant: Integrated Device Technology, Inc.
- Main IPC: H03L7/07
- IPC: H03L7/07 ; H03L7/099 ; H03L7/093 ; H03L7/08 ; H04J3/06 ; H04L7/033

Abstract:
An apparatus includes a plurality of digital phase-locked loops and a time slotted bus. The time slotted bus is configured to couple the plurality of digital phase-locked loops. The plurality of digital phase-locked loops may be configured to exchange parameters between two or more of the plurality of digital phase-locked loops using one or more time slots of the time slotted bus.
Information query