TIME SLOTTED BUS SYSTEM FOR MULTIPLE COUPLED DIGITAL PHASE-LOCKED LOOPS
Abstract:
An apparatus includes a plurality of digital phase-locked loops and a time slotted bus. The time slotted bus is configured to couple the plurality of digital phase-locked loops. The plurality of digital phase-locked loops may be configured to exchange parameters between two or more of the plurality of digital phase-locked loops using one or more time slots of the time slotted bus.
Information query
Patent Agency Ranking
0/0