- 专利标题: ERROR CORRECTION FOR DYNAMIC DATA IN A MEMORY THAT IS ROW ADDRESSABLE AND COLUMN ADDRESSABLE
-
申请号: US16827235申请日: 2020-03-23
-
公开(公告)号: US20200219580A1公开(公告)日: 2020-07-09
- 发明人: Jawad B. KHAN , Richard L. COULSON , Zion S. KWOK , Ravi H. MOTWANI
- 申请人: Intel Corporation
- 主分类号: G11C29/42
- IPC分类号: G11C29/42 ; G11C29/44 ; G11C29/02 ; G11C11/409 ; G11C5/02
摘要:
Error correction values for a memory device include row error correction values and column error correction values for the same memory array. The memory device includes a memory array that is addressable in two spatial dimensions: a row dimension and a column dimension. The memory array is written as rows of data, and can be read as rows in the row dimension or read as columns in the column dimension. A data write triggers updates to row error correction values and to column error correction values.
公开/授权文献
信息查询