Invention Application
- Patent Title: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
-
Application No.: US17500297Application Date: 2021-10-13
-
Publication No.: US20220123000A1Publication Date: 2022-04-21
- Inventor: Yuto OMIZU
- Applicant: RENESAS ELECTRONICS CORPORATION
- Applicant Address: JP Tokyo
- Assignee: RENESAS ELECTRONICS CORPORATION
- Current Assignee: RENESAS ELECTRONICS CORPORATION
- Current Assignee Address: JP Tokyo
- Priority: JP2020-174301 20201016
- Main IPC: H01L27/11524
- IPC: H01L27/11524 ; H01L27/12 ; H01L27/1157

Abstract:
A first insulating film is formed on a semiconductor substrate in each of a first region in which a memory transistor is to be formed, a second region in which a selection transistor is to be formed, a third region in which a high-withstand-voltage transistor is to be formed, and a fourth region in which a low-withstand-voltage transistor is to be formed. Subsequently, the first insulating film in each of the first and second regions is removed. A second insulating film is formed on the semiconductor substrate in each of the first and second regions. A third insulating film having a trap level is formed on the second insulating film. The third insulating film in the second region and the second insulating film in the second region are removed. A fourth insulating film is formed on the third insulating film and on the semiconductor substrate in the second region.
Public/Granted literature
- US12137556B2 Method of manufacturing semiconductor device with improved gate insulation step Public/Granted day:2024-11-05
Information query
IPC分类: