Invention Application
- Patent Title: NESTED INTERPOSER WITH THROUGH-SILICON VIA BRIDGE DIE
-
Application No.: US17186289Application Date: 2021-02-26
-
Publication No.: US20220278032A1Publication Date: 2022-09-01
- Inventor: Srinivas V. PIETAMBARAM , Debendra MALLIK , Kristof DARMAWIKARTA , Ravindranath V. MAHAJAN , Rahul N. MANEPALLI
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Main IPC: H01L23/498
- IPC: H01L23/498 ; H01L25/065 ; H01L23/00 ; H01L23/538

Abstract:
An electronic package includes an interposer having an interposer substrate, a cavity that passes into but not through the interposer substrate, a through interposer via (TIV) within the interposer substrate, and an interposer pad electrically coupled to the TIV. The electronic package includes a nested component in the cavity, wherein the nested component includes a component pad coupled to a through-component via. A core via is beneath the nested component, the core via extending from the nested component through the interposer substrate. A die is coupled to the interposer pad by a first interconnect and coupled to the component pad by a second interconnect.
Public/Granted literature
- US12218040B2 Nested interposer with through-silicon via bridge die Public/Granted day:2025-02-04
Information query
IPC分类: