- 专利标题: Tuning Gate Lengths In Multi-Gate Field Effect Transistors
-
申请号: US17548133申请日: 2021-12-10
-
公开(公告)号: US20220344484A1公开(公告)日: 2022-10-27
- 发明人: Chia-Hao Pao , Chih-Chuan Yang , Shih-Hao Lin , Kian-Long Lim , Chih-Hsuan Chen , Ping-Wei Wang
- 申请人: Taiwan Semiconductor Manufacturing Company, Ltd.
- 申请人地址: TW Hsin-Chu
- 专利权人: Taiwan Semiconductor Manufacturing Company, Ltd.
- 当前专利权人: Taiwan Semiconductor Manufacturing Company, Ltd.
- 当前专利权人地址: TW Hsin-Chu
- 主分类号: H01L29/423
- IPC分类号: H01L29/423 ; H01L29/786 ; H01L29/06 ; H01L29/417 ; H01L29/66 ; H01L21/265 ; H01L21/308 ; H01L29/40
摘要:
A method includes providing a substrate having a first region and a second region, forming a fin protruding from the first region, where the fin includes a first SiGe layer and a stack alternating Si layers and second SiGe layers disposed over the first SiGe layer and the first SiGe layer has a first concentration of Ge and each of the second SiGe layers has a second concentration of Ge that is greater than the first concentration, recessing the fin to form an S/D recess, recessing the first SiGe layer and the second SiGe layers exposed in the S/D recess, where the second SiGe layers are recessed more than the first SiGe layer, forming an S/D feature in the S/D recess, removing the recessed first SiGe layer and the second SiGe layers to form openings, and forming a metal gate structure over the fin and in the openings.
信息查询
IPC分类: