- 专利标题: SUBTRACTIVELY PATTERNED INTERCONNECT STRUCTURES FOR INTEGRATED CIRCUITS
-
申请号: US17841551申请日: 2022-06-15
-
公开(公告)号: US20220352068A1公开(公告)日: 2022-11-03
- 发明人: Kevin Lin , Noriyuki Sato , Tristan Tronic , Michael Christenson , Christopher Jezewski , Jiun-Ruey Chen , James M. Blackwell , Matthew Metz , Miriam Reshotko , Nafees Kabir , Jeffery Bielefeld , Manish Chandhok , Hui Jae Yoo , Elijah Karpov , Carl Naylor , Ramanan Chebiam
- 申请人: Intel Corporation
- 申请人地址: US CA Santa Clara
- 专利权人: Intel Corporation
- 当前专利权人: Intel Corporation
- 当前专利权人地址: US CA Santa Clara
- 主分类号: H01L23/522
- IPC分类号: H01L23/522 ; H01L23/532 ; H01L23/528 ; H01L21/3213 ; H01L21/768
摘要:
IC interconnect structures including subtractively patterned features. Feature ends may be defined through multiple patterning of multiple cap materials for reduced misregistration. Subtractively patterned features may be lines integrated with damascene vias or with subtractively patterned vias, or may be vias integrated with damascene lines or with subtractively patterned lines. Subtractively patterned vias may be deposited as part of a planar metal layer and defined currently with interconnect lines. Subtractively patterned features may be integrated with air gap isolation structures. Subtractively patterned features may be include a barrier material on the bottom, top, or sidewall. A bottom barrier of a subtractively patterned features may be deposited with an area selective technique to be absent from an underlying interconnect feature. A barrier of a subtractively patterned feature may comprise graphene or a chalcogenide of a metal in the feature or in a seed layer.
公开/授权文献
信息查询
IPC分类: