A semiconductor memory device comprises a memory cell array constituted by a plurality of pairs of memory groups. Two memory gruops of each pair of memory groups have sense amplifiers respectively driven with mutually opposite phases, so as to cancel noise in the bit lines and stabilize the potential of the cell plate.