发明授权
US5162672A Data processor having an output terminal with selectable output impedances 失效
数据处理器具有可选输出阻抗的输出端

Data processor having an output terminal with selectable output
impedances
摘要:
A data processor has at least one output terminal which a user of the data processor can vary the output impedance thereof depending upon the application environment of the data processor. A first output buffer of an output buffer stage has a predetermined output impedance and is coupled between an input of the stage and the output terminal. The first output buffer provides a first output terminal impedance. A second output buffer having a lower output impedance then the first output buffer may be selectively coupled in parallel to the first output buffer to reduce the output impedance of the output terminal. The coupling of the output buffers is controlled by a user of the data processor who provides a control input for selecting one of a plurality of predetermined output terminal impedance values.
公开/授权文献
信息查询
0/0