发明授权
US5565792A Macrocell with product-term cascade and improved flip flop utilization 失效
宏单元,具有产品级级联和改进的触发器利用率

Macrocell with product-term cascade and improved flip flop utilization
摘要:
A programmable logic device having macrocells enables gate cascades between macrocells to occur with a faster signal transit time, while preserving the flip flop function of the cascaded macrocells by reallocating a redirectable flip flop reset product term to the flip flop input. All gate product terms are retained during cascading. The macrocell logic is optimized for fast signal transit with selectable flip flop clocking. Multiplex clocking and programming are done with fewer transistors in the signal path, further reducing signal transit time.
公开/授权文献
信息查询
0/0