发明授权
US5977574A High density gate array cell architecture with sharing of well taps between cells 失效
高密度门阵列单元结构,在单元之间共享阱抽头

High density gate array cell architecture with sharing of well taps
between cells
摘要:
An arrangement and method for making a gate array architecture locates the well taps at the outer corners of each gate cell. The power buses are also located at the outside of the gate cell as well, enabling sharing of the well taps and the power buses. The location of the well taps at the outside corners of the standard cell reduces the number of transistors in a single repeatable cell from eight transistors to four transistors.
公开/授权文献
信息查询
0/0