- 专利标题: Semiconductor memory device and defect remedying method thereof
-
申请号: US361203申请日: 1999-07-27
-
公开(公告)号: US6160744A公开(公告)日: 2000-12-12
- 发明人: Kazuhiko Kajigaya , Kazuyuki Miyazawa , Manabu Tsunozaki , Kazuyoshi Oshima , Takashi Yamazaki , Yuji Sakai , Jiro Sawada , Yasunori Yamaguchi , Tetsurou Matsumoto , Shinji Udo , Hiroshi Yoshioka , Hirokazu Saito , Mitsuhiro Takano , Makoto Morino , Sinichi Miyatake , Eiji Miyamoto , Yasuhiro Kasama , Akira Endo , Ryoichi Hori , Jun Etoh , Masashi Horiguchi , Shinichi Ikenaga , Atsushi Kumata
- 申请人: Kazuhiko Kajigaya , Kazuyuki Miyazawa , Manabu Tsunozaki , Kazuyoshi Oshima , Takashi Yamazaki , Yuji Sakai , Jiro Sawada , Yasunori Yamaguchi , Tetsurou Matsumoto , Shinji Udo , Hiroshi Yoshioka , Hirokazu Saito , Mitsuhiro Takano , Makoto Morino , Sinichi Miyatake , Eiji Miyamoto , Yasuhiro Kasama , Akira Endo , Ryoichi Hori , Jun Etoh , Masashi Horiguchi , Shinichi Ikenaga , Atsushi Kumata
- 申请人地址: JPX Tokyo JPX Tokyo
- 专利权人: Hitachi, Ltd.,Hitachi VSLI Engineering Corp.
- 当前专利权人: Hitachi, Ltd.,Hitachi VSLI Engineering Corp.
- 当前专利权人地址: JPX Tokyo JPX Tokyo
- 优先权: JPX63-277132 19881101; JPX63-279239 19881107; JPX1-14423 19890124; JPX1-65840 19890320
- 主分类号: G11C5/00
- IPC分类号: G11C5/00 ; G11C5/02 ; G11C5/06 ; G11C11/34 ; G11C11/406 ; H01L23/485 ; G11C13/00
摘要:
Herein disclosed is a semiconductor memory device, in which peripheral circuits are arranged in a cross area of a semiconductor chip composed of the longitudinal center portions and the transverse center portions, and in which memory arrays are arranged in the four regions which are divided by the cross area. Thanks to this structure in which the peripheral circuits are arranged at the center portion of the chip, the longest signal transmission paths can be shortened to about one half of the chip size to speed up the DRAM which is intended to have a large storage capacity.
公开/授权文献
- US5563975A Flame-retardant cable tubing bundle 公开/授权日:1996-10-08
信息查询