Invention Grant
- Patent Title: Electric potential shaping apparatus for holding a semiconductor wafer during electroplating
- Patent Title (中): 电镀期间保持半导体晶片的电位成形装置
-
Application No.: US09074624Application Date: 1998-05-07
-
Publication No.: US06193859B1Publication Date: 2001-02-27
- Inventor: Robert J. Contolini , Jonathan Reid , Evan Patton , Jingbin Feng , Steve Taatjes , John Owen Dukovic
- Applicant: Robert J. Contolini , Jonathan Reid , Evan Patton , Jingbin Feng , Steve Taatjes , John Owen Dukovic
- Main IPC: C25D1700
- IPC: C25D1700

Abstract:
An apparatus for depositing an electrically conductive layer on the surface of a wafer comprises a flange. The flange has a cylindrical wall and an annulus attached to a first end of the cylindrical wall. The annulus shields the edge region of the wafer surface during electroplating reducing the thickness of the deposited electrically conductive layer on the edge region. Further, the cylindrical wall of the flange can be provided with a plurality of apertures adjacent the wafer allowing gas bubbles entrapped on the wafer surface to readily escape.
Information query